steve
/
factor
1
0
Fork 0
Code Issues Pull Requests Releases Wiki Activity
factor/vm/atomic-cl-64.hpp

50 lines
1.4 KiB
C++
Raw Normal View History

vm: add atomic::load and atomic::store functions Abstract out the fence-and-load and store-and-fence patterns
2011-11-02 00:00:46 -04:00
#define FACTOR_FORCE_INLINE __forceinline
vm: better organize atomics and sample counter
2011-10-31 23:51:53 -04:00
namespace factor {
namespace atomic {
__forceinline static bool cas(volatile cell *ptr, cell old_val, cell new_val)
{
return InterlockedCompareExchange64(
reinterpret_cast<volatile LONG64 *>(ptr),
(LONG64)old_val,
(LONG64)new_val) == (LONG64)old_val;
}
__forceinline static bool cas(volatile fixnum *ptr, fixnum old_val, fixnum new_val)
{
return InterlockedCompareExchange64(
reinterpret_cast<volatile LONG64 *>(ptr),
(LONG64)old_val,
(LONG64)new_val) == (LONG64)old_val;
}
vm: switch atomic::add to atomic::fetch_add Win32 only provides fetch-and-add, not add-and-fetch, and we don't really care. Rename the functions so the order of operations is clear.
2011-11-07 20:58:53 -05:00
__forceinline static cell fetch_add(volatile cell *ptr, cell val)
vm: better organize atomics and sample counter
2011-10-31 23:51:53 -04:00
{
vm: switch atomic::add to atomic::fetch_add Win32 only provides fetch-and-add, not add-and-fetch, and we don't really care. Rename the functions so the order of operations is clear.
2011-11-07 20:58:53 -05:00
return (cell)InterlockedExchangeAdd64(
vm: better organize atomics and sample counter
2011-10-31 23:51:53 -04:00
reinterpret_cast<volatile LONG64 *>(ptr), (LONG64)val);
}
vm: switch atomic::add to atomic::fetch_add Win32 only provides fetch-and-add, not add-and-fetch, and we don't really care. Rename the functions so the order of operations is clear.
2011-11-07 20:58:53 -05:00
__forceinline static fixnum fetch_add(volatile fixnum *ptr, fixnum val)
vm: better organize atomics and sample counter
2011-10-31 23:51:53 -04:00
{
vm: switch atomic::add to atomic::fetch_add Win32 only provides fetch-and-add, not add-and-fetch, and we don't really care. Rename the functions so the order of operations is clear.
2011-11-07 20:58:53 -05:00
return (fixnum)InterlockedExchangeAdd64(
vm: better organize atomics and sample counter
2011-10-31 23:51:53 -04:00
reinterpret_cast<volatile LONG64 *>(ptr), (LONG64)val);
}
vm: switch atomic::add to atomic::fetch_add Win32 only provides fetch-and-add, not add-and-fetch, and we don't really care. Rename the functions so the order of operations is clear.
2011-11-07 20:58:53 -05:00
__forceinline static cell fetch_subtract(volatile cell *ptr, cell val)
vm: better organize atomics and sample counter
2011-10-31 23:51:53 -04:00
{
vm: switch atomic::add to atomic::fetch_add Win32 only provides fetch-and-add, not add-and-fetch, and we don't really care. Rename the functions so the order of operations is clear.
2011-11-07 20:58:53 -05:00
return (cell)InterlockedExchangeAdd64(
vm: better organize atomics and sample counter
2011-10-31 23:51:53 -04:00
reinterpret_cast<volatile LONG64 *>(ptr), -(LONG64)val);
}
vm: switch atomic::add to atomic::fetch_add Win32 only provides fetch-and-add, not add-and-fetch, and we don't really care. Rename the functions so the order of operations is clear.
2011-11-07 20:58:53 -05:00
__forceinline static fixnum fetch_subtract(volatile fixnum *ptr, fixnum val)
vm: better organize atomics and sample counter
2011-10-31 23:51:53 -04:00
{
vm: switch atomic::add to atomic::fetch_add Win32 only provides fetch-and-add, not add-and-fetch, and we don't really care. Rename the functions so the order of operations is clear.
2011-11-07 20:58:53 -05:00
return (fixnum)InterlockedExchangeAdd64(
vm: better organize atomics and sample counter
2011-10-31 23:51:53 -04:00
reinterpret_cast<volatile LONG64 *>(ptr), -(LONG64)val);
}
__forceinline static void fence()
{
MemoryBarrier();
}
}
}
vm: add atomic::load and atomic::store functions Abstract out the fence-and-load and store-and-fence patterns
2011-11-02 00:00:46 -04:00
#include "atomic.hpp"