Slava Pestov
|
70b75b8dea
|
Linear scan: implement live range intersection
|
2009-06-06 01:04:12 -05:00 |
|
Slava Pestov
|
04c72d0a72
|
Linear scan: correctly compute live spill slots
|
2009-06-05 18:06:47 -05:00 |
|
Slava Pestov
|
81b2a39070
|
compiler.cfg.linear-scan: re-do interval splitting to operate on live ranges; add inactive set processing
|
2009-06-04 18:53:02 -05:00 |
|
Slava Pestov
|
37e278ed02
|
Use [ ] [ ] map-reduce instead of unclip [ ] reduce
|
2009-04-06 17:50:54 -05:00 |
|
Slava Pestov
|
421ee726b8
|
Merge branch 'master' into new_ui
|
2009-02-16 21:22:12 -06:00 |
|
Slava Pestov
|
6b25e99470
|
Add summary for heaps more vocabs
|
2009-02-16 21:05:13 -06:00 |
|
Slava Pestov
|
669548e62e
|
Clean up some usages of tuck, and add Joe's curried cleave/spread/apply combinators to kernel vocabulary
|
2009-02-02 13:43:54 -06:00 |
|
Slava Pestov
|
1af3b8ed65
|
If a register is spilled and the reload location is also a copy, we chicken out and don't coalesce. This is suboptimal but it's not clear to me how to implement it cleanly, and SSA graph coloring will solve this problem eventually anyway
|
2008-11-04 00:32:56 -06:00 |
|
Slava Pestov
|
8df1aba71d
|
Coalescing
|
2008-11-02 01:49:57 -06:00 |
|
Slava Pestov
|
14d8696f40
|
Oops, don't mix register classes in active set
|
2008-10-19 03:34:42 -05:00 |
|
Slava Pestov
|
c0d89b061e
|
Fixing register allocator prspilling
|
2008-10-19 01:10:21 -05:00 |
|
Slava Pestov
|
cf46a832e7
|
Debugging register allocator and inline allocation
|
2008-10-08 23:42:53 -05:00 |
|
Slava Pestov
|
7b6d9c4c4f
|
Debugging new codegen
|
2008-10-07 20:00:38 -05:00 |
|
Slava Pestov
|
f436fd0c0f
|
Merging in new codegen
|
2008-10-07 16:16:50 -05:00 |