Slava Pestov
|
cddb1f6133
|
Fix spelling
|
2009-02-15 04:07:05 -06:00 |
|
Slava Pestov
|
34792a9f23
|
Remove >r/r>
|
2008-12-17 19:17:37 -06:00 |
|
Slava Pestov
|
1c0789e616
|
Didn't generate ##branch after ##alien-invoke and ##alien-indirect
|
2008-11-29 03:46:57 -06:00 |
|
Slava Pestov
|
f44506089d
|
More work on overflow instructions: don't need temp register anymore, add -tail variants which don't need stack frame
|
2008-11-28 06:36:30 -06:00 |
|
Slava Pestov
|
eb05dd3a12
|
Optimize a ##dispatch that is applied to the result of a ##sub-imm or ##add-imm; this eliminates an instruction from the common 1 fixnum-fast { ... } dispatch and 8 fixnum-fast { ... } dispatch code sequences appearing in generic word expansions
|
2008-11-13 04:16:08 -06:00 |
|
Slava Pestov
|
26f309d2ae
|
Trying to make PEGs compile faster by reducing the number of low level IR nodes: merge functionality of #>r and #r> into #shuffle, and generate 1 node instead of 3 for calls to get-local
|
2008-11-11 18:46:31 -06:00 |
sheeple
|
5b7d40d9b4
|
We need to end the basic block after the ##prologue in the dispatch branch so that the GC check can go after the prologue
|
2008-11-10 02:58:05 -06:00 |
|
Slava Pestov
|
4e55cd973b
|
If a #dispatch branch is a call to another word which is not an intrinsic, we avoid generating the dispatch branch and just jump to the word directly
|
2008-11-06 11:48:55 -06:00 |
|
Slava Pestov
|
1c1333fbe9
|
Compile not and >boolean as branchless intrinsics by having the CFG builder detect certain code patterns
|
2008-11-06 09:09:21 -06:00 |
|
Slava Pestov
|
59f4f25b91
|
Loop alignment: appears to be a small win for reverse-complement
|
2008-11-03 06:20:51 -06:00 |
|
Slava Pestov
|
445e353337
|
Optimize away useless jumps
|
2008-11-02 23:09:31 -06:00 |
|
Slava Pestov
|
804c6f93ea
|
Fix x86.32
|
2008-10-31 21:07:41 -05:00 |
|
Slava Pestov
|
73d01452cb
|
Replace ##gc with a gc flag in the basic block
|
2008-10-22 18:38:30 -05:00 |
|
Slava Pestov
|
1b06ab1b39
|
Fixing various bugs
|
2008-10-21 23:17:32 -05:00 |
|
Slava Pestov
|
94a2bfa2ea
|
Working on comparison operations, clearing out remaining dead wood
|
2008-10-21 03:20:48 -05:00 |
|
Slava Pestov
|
e92f795a76
|
More work on intrinsics; memory allocation and slot access now expands correctly
|
2008-10-20 20:40:15 -05:00 |
|
Slava Pestov
|
37cf7d9a9c
|
Add SSA comparison instructions, fix various problems
|
2008-10-20 05:55:20 -05:00 |
|
Slava Pestov
|
f092622fac
|
CFG IR is now pure SSA
|
2008-10-20 01:56:28 -05:00 |
|
Slava Pestov
|
c0d89b061e
|
Fixing register allocator prspilling
|
2008-10-19 01:10:21 -05:00 |
|
Slava Pestov
|
239578353f
|
Simplifying vregs work in progress
|
2008-10-17 15:35:04 -05:00 |
|
Slava Pestov
|
ae3c4ae1b6
|
Fix some problems with callbacks
|
2008-10-12 23:32:14 -05:00 |
|
Slava Pestov
|
b2ade7f556
|
Fix callbacks and non-tailcalls to dispatch
|
2008-10-12 17:37:26 -05:00 |
|
Slava Pestov
|
5f93ab74e4
|
Fix #dispatch generation
|
2008-10-12 16:46:59 -05:00 |
|
Slava Pestov
|
3844cb62d8
|
Fix %write-barrier
|
2008-10-10 03:16:26 -05:00 |
|
Slava Pestov
|
3e29808f17
|
Fix loop compilation
|
2008-10-10 02:33:32 -05:00 |
|
Slava Pestov
|
cf46a832e7
|
Debugging register allocator and inline allocation
|
2008-10-08 23:42:53 -05:00 |
|
Slava Pestov
|
0e4e05d5cd
|
Debugging new codegen
|
2008-10-08 03:51:44 -05:00 |
|
Slava Pestov
|
7b6d9c4c4f
|
Debugging new codegen
|
2008-10-07 20:00:38 -05:00 |
|
Slava Pestov
|
f436fd0c0f
|
Merging in new codegen
|
2008-10-07 16:16:50 -05:00 |