e04df76f60
- new-insn word to construct instructions - cache RPO in the CFG - re-organize low-level optimizer so that MR is built after register allocation - register allocation now stores instruction numbers in the instructions themselves - split defs-vregs into defs-vregs and temp-vregs |
||
|---|---|---|
| .. | ||
| authors.txt | ||
| phi-elimination.factor | ||